A PSUB-strip-spatially-modulated photo detector (SMPD) and a DNW-strip-SMPD were fabricated in a standard 0.18-μm CMOS process. We analyzed and compared the bandwidth, the responsivity, and the parasitic capacitance of two PDs to provide the basis of choice for 3-5Gbps optical receiver system. The measured responsivity and work frequency of the Psub-SMPD is 2.2 A/W and 1.8 GHz, while DNW-SMPD is 1.4 A/W and 2.9 GHz at the wavelength of 850 nm. Combined with a high performance trans-impedance amplifier and a limiting amplifier designed by us, the Psub-strip-SMPD can be used to obtain high sensitivity for the application of 3-Gbps VSR system, while for achieving the application of 5-Gbps, the DNW-strip-SMPD can be employed. Compared with other PDs recently reported, Psub-strip-SMPD and DNW-strip-SMPD exhibit the higher FOM. Keywords: spatially-modulated photo detector, responsivity, parasitic capacitance, trans-impedance amplifier, limiting amplifier, very-short-reach. Classification: XYZ (choose one from Table II [10] Jin-Sung Youn, Myung-Jae Lee, Kang-Yeob Park, Wang-Soo Kim and Woo-Young Choi: "Low-power 850 nm optoelectronic integrated circuit receiver fabricated in 65 nm complementary metal-oxide semiconductor technology," IET Circuits, Devices & Systems, 9 (2015) 221
Introduction
OPTICAL receiver with monolithically integrated photodetectors can be used in very-short-reach (vsr) communication systems, in-car fiber-optic networks, and board-to-board links. Optical interfaces are also required in optical storage systems such as CD-ROM, DVD, and Blue-Ray Disc. In all these applications, a photo detector (PD) is essential to convert light into electrical signal for further processing [1] . The standard CMOS-technology-compatible PD are expected for monolithic integration with trans-impedance amplifiers and following electronic circuits to enable the cost-effective implementation of the optical short-distance interconnection. However, CMOS PDs have the disadvantage of the low detection efficiency and bandwidth product. This is because the penetration depth in silicon at 850 nm is much larger than the typical PN junction depletion width available within CMOS technology and, consequently, the majority of incident photons are absorbed in the P-substrate region where photo-generated carriers transport as slow diffusion currents [2] .
To improve the bandwidth of CMOS PDs, spatially modulated PDs (SMPD) have been reported [2, 3] . SMPD employs differential, symmetrical structure through the difference between the Ilight and Idark currents to eliminate the slow diffusion current generated in the substrate. However, SMPDs suffer from low responsivity. In order to increase the responsivity, one method is to operate the PD in avalanche mode, known as APD [4] [5] [6] [7] . The responsivity can be greatly increased through its intrinsic avalanche multiplication effect. In addition, the PD bandwidth can also be compensated by an external circuit, such as equalizer [8] [9] [10] , but it requires additional power, chip area and cost.
In this paper, a Psub-strip-SMPD and a Deep Nwell (DNW)-strip-SMPD operating in avalanche mode are proposed to obtain a high comprehensive performance. They have respective advantages in different performance indicators. The optimized Psub-SMPD achieves a larger responsivity, while the wider bandwidth can be achieved by DNW-SMPD. These two types of PDs can be integrated with trans-impedance amplifier (TIA), limiting amplifier (LA) for 3-5Gbps VSR OEIC receiver application.
2 Photodetector structure Fig. 1(a), (b) shows the cross-section views of the Psub-SMPD and DNW-SMPD. To reduce the extrinsic series resistance, the P-Well region and N-Well region are completely covered with P + and N + . In Fig. 1(a) , the interdigital anode and the cathode electrodes are formed on the P + and the N + in the substrate, while in Fig.   1 (b), they are in the deep Nwell. The light is illuminated from the top of the PDs and is absorbed in the silicon. The passive layers above the active region must be removed, which can minimize the reflection of the incident light and thus avoid reducing the responsively. By using shallow trench isolation (STI) oxide, the breakdown voltage can be improved, so the depletion region is also extended and . The distance of each p-n diode will determine the time of the photogenerated carriers drifting, and thus, the shorter the distance, the shorter the time. So, the minimum size determined by the process is employed. The width for P + , N + , and STI oxide are 1.4, 0.86, and 0.36 μm, respectively.
The penetration depth of the 850-nm light into silicon is 16.7μm, that is much deeper than the depletion region, so most of the photo-generated carriers is generated in the substrate, some of which will diffuse into the depletion layer, and there will be a great impact on the operating speed. Because the light current consists of the fast drift carriers and slow diffusive carriers, while the dark current has only the slow diffusive carriers. By applying the dark current and light current to the differential trans-impedance amplifier, the slowly diffusive carriers can be partially removed, but at the expense of the responsivity. In order to improve the responsivity, Psub-SMPD and DNW-SMPD are employed. For Psub-SMPD, more photo-generated carries will be captured because there is no Psub/NW junction. For DNW-SMPD, the responsivity is improved due to the DNW have a deeper junction depth for the lager depletion layer, so more light will be absorbed.
Two prototype SMPDs and conventional APD with the same size were designed and characterized by using a device simulator SILVACO. The simulation results in Fig.2 show that the 3-dB bandwidth of the DNW-SMPD is 3.2 GHz, and the 3-dB bandwidth of the PSUB-SMPD is 2.1GHz, while the conventional APD is 1.4 GHz at the reverse bias of 11V. Compared with the traditional APDs, the SMPD with interdigital structure has a better 3dB bandwidth, because the width of the depletion layer is much smaller than that of the conventional APD structure and the transit time of photogenerated carriers is reduced. Besides, as the introduction of STI improves the breakdown voltage, a high electric field is applied in the depletion layer, and the avalanche multiplication effect is improved, and the low responsivity of SMPDs is effectively compensated. Therefore, The simulation results of PDs strip-SMPDs working in avalanche mode can achieve a high comprehensive performance in terms of bandwidth and responsivity. In OEIC system, external bandwidth of the PDs is also important to overall performance, and it is determined by the parasitic capacitances of PDs and the input resistance of the TIA. As the P + region can be directly connected to the input of the receiver's TIA, the parasitic capacitances of SMPDs are dominated by the P-Well. The junction capacitance of the DNW-PD can be expressed as:
total,DNW-PD sides sides bottom bottom
Where, Csides represents unit area capacitance of the sides, and Cbottom represents unit area capacitance of the sides of the bottom. However, for the Psub-strip-SMPD, the CBottom can be neglected, so the junction capacitance of Psub-strip-SMPD can be expressed as:
Therefore, in terms of parasitic capacitance, the Psub-SMPD has more advantages than DNW-SMPD, and it will be proved by measurement in the following part. Fig. 3 shows the chip photograph of the SMPDs. Fig. 4 shows the photograph of testing setup. Light source is from an 850-nm laser diode directly modulated by an external electro-optic modulator. The modulated optical signals are transmitted through multimode fibre (MMF) and injected into the SMPDs using a lensed fibre. The lensed fibre has the spot size of 50 μm. The output current is collected through an RF SGS probe for both the responsivity and S-parameter measurements. The PD's impedance is extracted by the 40-GHz network analyzer to evaluate the parasitic capacitance.
Experimental results and analysis
The measured photocurrents and dark currents of Psub-SMPD and DNW-SMPD are shown in the 
The measured responsivity of Psub-SMPD is 2.2 A/W at the reverse bias 11.4 V, while DNW-SMPD is 1.4 A/W at the reverse bias 12 V. It is verified that the Psub-SMPD can have a higher responsivity than the DNW-SMPD.
Test results in Fig. 6 show that the work frequency of the DNW-SMPD is 2.9 GHz while the Psub-SMPD's is 1.8 GHz. In addition, the parasitic capacitances of the DNW-SMPD and Psub-SMPD are around 820 ff and 440 ff, respectively. The experimental results match the theoretical results from equation (1)(2). In the experiment, a TIA and a limiting amplifier are employed for the eye diagram test, both of which are designed using standard CMOS 0.18 μm process. The measured optical data eyes are shown in Fig. 7(a) and (b) , respectively. For DNW-SMPD, a data rate of 5-Gb/s is achieved for 2 15 -1 pseudo random binary sequence (PRBS) data stream, −4 dBm optical input sensitivity. While the Psub-SMPD achieve a data rate of 3-Gb/s for 2 15 -1 pseudo random binary sequence (PRBS) data stream, −7 dBm optical input sensitivity. 
Conclusion
In this paper, a Psub-strip-SMPD and a DNW-strip-SMPD are presented. The strip-spatially-modulated structure is used to improve the bandwidth, and operating in avalanche mode is employed to compensate the responsivity. Compared with conventional PDs, the SMPDs proposed can achieve a high comprehensive performance. By experiment, it is proved that Psub-strip-SMPD has an advantage over the responsivity and parasitic capacitance, while DNW-strip-SMPD has better performance in 3dB-bandwidth. For Psub-SMPD, more photo-generated carries will be captured because there is no Psub/NW junction, while the slow photo-generated carries will reduce the bandwidth. For DNW-strip-SMPD, the bandwidth is improved as the existence of the Psub/DNW junction, it suppresses the slow photo-generated carries and the responsivity is reduced, correspondingly. For the application of 3-Gbps VSR system, the Psub-strip-SMPD can be used to obtain higher sensitivity, while for achieving the application of 5-Gbps, the DNW-strip-SMPD can be employed. Both PDs can be integrated with TIA and following electronic circuits to achieve high power efficiency and low cost VSR OEIC.
